I'm having a look into creating a FPGA system with purely open standard and open source IPs (as well as open source code on my part). So far I have landed on a really good journal article looking into different open source IPs for the RISC-V open standard here: https://ieeexplore.ieee.org/document/8760205.
But now I have realized that I need some sort of display interface and can't find anything! I have read that DisplayPort is open-source, but I am pretty sure this only relates to the interface protocols and not the actual hardware itself. I may be wrong on this but I haven't been able to easily find anything on their standard licensing rules, other than a licence for their logo and brand name which doesn't seem very compatible with the ethos of the project.
Perhaps USB-C is the best solution.
Is anyone aware of any display interfaces that I could implement? I do not have a lot experience in video interfaces so would like some suggestions from people who likely know a
SatCat5 is a mixed-media Ethernet switch that lets a variety of devices communicate on the same network. - the-aerospace-corporation/satcat5
Link Actions
This is an open-source FPGA project I've been working on for several years now. It's an Ethernet switch for FPGAs, but you can mix-and-match the usual RMII/RGMII/SGMII interfaces with unconventional options like a plain old UART.
My company uses it internally, but we decided to release it as open source. (Currently LGPLv3 but open to other weak-copyleft suggestions.)
Among other things, we've recently incorporated some new technology that allows picosecond-accurate timestamps to be compared across different digital clock domains. You can think of it as a group of NCOs that all track the same best-fit line.
Improve your Verilog, SystemVerilog, Verilog Synthesis design and verification skills with expert and advanced training from Cliff Cummings of Sunburst Design, Inc.
MHRD is a hardware design game, in which you design various hardware circuits in a hardware description language. The hardware circuits you design get more complex as you go until you create a fully functional CPU design.